Part Number Hot Search : 
SMCJ200A 1N5968 0N60C 2SK1466 B5C1H BSOZA401 BAR3506D 2T440G
Product Description
Full Text Search
 

To Download U2783B-FS Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  telefunken semiconductors U2783B-FS preliminary information 1 rev. a2: 14.03.1995 1250 mhz / 400 mhz twin pll description the ic u2783b is a low power twin pll manufactured with telefunken's advanced uhf process. the maximum operating frequency is 1250 mhz and 400 mhz respectively. it features a wide supply voltage range from 2.7 to 5.5 v. prescaler and power down function for both pll's is integrated. applications are ct1, ct2, gsm, is54 etc. features  very low current consumption (typical 3 v/10 ma)  supply voltage range 2.7 v 5.5 v  maximum input frequency pll1: 1250 mhz, pll2: 400 mhz  2 pins for separate power down functions  output for pll lock status  prescaler 64/65 for pll1 and 32/33 for pll2  sso-20 package  esd protected according to mil-std 833 method 3015 cl.2 benefits  low current consumption leads to extended talk time  twin pll saves costs and space  one foot print for all temic twin pll's saves design- in time block diagram 12 bit reference divider 2 12 bit latch 2 15 bit latch 2 15 bit main divider 2 17 bit shift register 17 bit latch 1 17 bit main divider 1 12 bit reference divider 1 12 bit latch 1 16 bit latch control functions oscillator on / off divide by 2 64 / 65 prescaler 1 32 / 33 prescaler 2 3 bit load control phase detector 1 phase detector 2 charge pump 1 charge pump 2 pump bias lock select ports power down test 9 14 1 20 5i/port 0 hpd1/port 1 hpd2/port 4 port3 lock port2 10 3 17 cp1 v scp 19 18 iset cp2 7 8 4 2 6 15 v s analog v s digital dgnd agnd osci osco 5 rfi1 11 12 13 16 clock data enable rfi2 94 8918
telefunken semiconductors U2783B-FS preliminary information 2 rev. a2: 14.03.1995 pin description 1 2 3 4 5 6 7 8 10 9 19 18 17 16 14 15 13 12 11 20 port 3 iset cp 2 v scp rfi 2 gnd a hpd2/port 4 enable data clock 5i/port 0 v s digital cp 1 v s analog rfi 1 gnd d osc i osc o hpd1/port 1 lock/port 2 95 9622 pin symbol function 1 5i/port 0 5i control input / o.c.output 2 v s digital power supply digital section 3 cp 1 charge pump output of synthesizer 1 4 v s analog power supply analog section 5 rfi 1 rf divider input synthesizer 6 gnd d ground for digital section 7 osc i reference oscillator input 8 osc o reference oscillator output 9 hpd 1/ port 1 hardware power down input of synthesizer 1 / o.c.output 10 lock/ port 2 lock output / o.c.output / testmode output 11 clock 3-wire-bus: serial clock input 12 data 3-wire-bus: serial data input 13 enable 3-wire-bus: serial enable input 14 hpd 2/ port 4 hardware power down input of synthesizer 2 / o.c.output 15 gnd a ground for analog section 16 rfi 2 rf divider input synthesizer 2 17 v scp charge pump supply voltage 18 cp 2 charge pump output of synthesizer 2 19 iset reference pin for charge pump currents 20 port 3 o.c.output absolute maximum ratings parameters symbol value unit supply voltage pins 2, 4 and 17 v s , v scp 6 v input voltage pins 1, 3, 5, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18 and 20 v i 0 to v s v junction temperature t j 125 c storage temperature range t stg 40 to + 125 c operating range parameters symbol value unit supply voltage pins 2, 4 and 17 v s , v scp 2.7 to 5.5 v ambient temperature range t amb 30 to + 85 c thermal resistance parameters symbol value unit junction ambient sso-20 r thja 140 k/w
telefunken semiconductors U2783B-FS preliminary information 3 rev. a2: 14.03.1995 electrical characteristics t amb = 25  c, v s = 2.7 to 5.5 v, v scp = 5 v, unless otherwise specified parameters test conditions symbol min. typ. max. unit dc supply supply current v s = 3 v i s 10 ma supply current cp v cp = 5 v, pll in lock condition i cp 1 m a pll 1 input voltage f rfi1 = 200 1250 mhz v rfi1 20 200 mv rms scaling factor prescaler s psc 64/65 scaling factor main counter s m 5 2047 scaling factor swallow counter s s 0 63 reference counter s r 5 4096 pll 2 input voltage f rfi2 = 50 mhz v rfi2 40 20 200 200 mv rms pg f rfi2 = 100 400 mhz 20 200 scaling factor prescaler s psc 32/33 scaling factor main counter s m 5 1023 scaling factor swallow s s 0 31 reference counter s r 5 4096 reference oscillator recommended crystal series resistance 10 200  external reference input frequency ac coupled sinewave rf/2 = 0 rf/2 = 1 osc i 1 1 20 40 mhz external reference input amplitude ac coupled sinewave 2) osc i 100 mv rms logic input levels (clock, data, enable, hpd1, hpd2, 5i) high input level v ih 1.5 v low input level v il 0 0.4 v high input current i ih 5 5  a low input current i il 5 5  a logic output levels (port 0, 1, 2, 3, 4, lock) leakage current v oh = 5.5 v i l 10  a saturation voltage i ol = 0.5 ma v sl 0.4 v charge pump output (r set = tbd.) source current v cp  v scp /2 pll2 5i = l pll1 5i = h pll1 i source 1 0.2 1 ma sink current v cp  v scp /2 pll2 5i = l pll1 5i = h pll1 i sink 1 0.2 1 ma leakage current v cp  v scp /2 i l  5 na 1) rms voltage at 50  ; 2) osc o is open if an external reference frequency is applied
telefunken semiconductors U2783B-FS preliminary information 4 rev. a2: 14.03.1995 serial programming bus reference and programmable counters can be programmed by the 3-wire-bus (clock, data and enable). after setting enable in high condition the data is transfered bit by bit during the rising edge of the clock into the shift register, starting with the msb-bit. when enable returns low the programmed information is loaded according to the adressbits into the selected latch. there is no check made how many clock pulses arrived during enable high. during powerdown mode the 3-wire-bus remains active and the ic can be reprogrammed. bit allocation msb lsb bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 bit 8 bit 9 bit 10 bit 11 bit 12 bit 13 bit 14 bit 15 bit 16 bit 17 bit 18 bit 19 bit 20 data bits address bits d16 d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 a2 a1 a0 pll1 m10 m9 m8 m7 m6 m5 m4 m3 m2 m1 m0 s5 s4 s3 s2 s1 pll1 s0 0 0 1 pll1 r11 r10 r9 r8 r7 r6 r5 r4 r3 r2 r1 pll1 r0 0 1 0 pll2 m9 m8 m7 m6 m5 m4 m3 m2 m1 m0 s4 s3 s2 s1 pll2 s0 0 1 1 pll2 r11 r10 r9 r8 r7 r6 r5 r4 r3 r2 r1 pll2 r0 1 0 0 rf/ 2 test 5ip tri 2 tri 1 ps2 ps1 h2p h1p lpb lpa p4 p3 p2 p1 p0 1 0 1 spd 5i spd 2 spd 1 1 1 0 scaling factors pgt of pll1: s0 ... s5: these bits are setting the swallow counter s s . t s = s0*2 0 + s1*2 1 + ... + s4*2 4 + s5*2 5 allowed scalling factors for s s : 0 ... 63, t s < t m m0 ... m10: these bits are setting the main counter s m . t m = m0*2 0 + m1*2 1 + ... + m9*2 9 + m10*2 10 allowed scalling factors for s m : 5 ... 2047 s pgt : total scalling factor of the programmable counter: s pgt = (64*s m ) + s s condition: s s < s m rft of pll1 and pll2: r0 ... r11: these bits are setting the reference counter s r . s r = r0*2 0 + ... + r10*2 10 + r11*2 11 allowed scalling factors for s r : 5 ... 4096 rf/2 = 1: s rft = 2 * s r rf/2 = 0: s rft = s r pgt of pll2: s0 ... s4: these bits are setting the swallow counter s s . t s = s0*2 0 + s1*2 1 + ... + s3*2 3 + s4*2 4 allowed scalling factors for s s : 0 ... 31, t s < t m m0 ... m9: these bits are setting the main counter s m . t m = m0*2 0 + m1*2 1 + ... + m8*2 8 + m9*2 9 allowed scalling factors for s m : 5 ... 1023 s pgt : total scalling factor of the programmable counter: s pgt = (32*s m ) + s s condition: s s < s m
telefunken semiconductors U2783B-FS preliminary information 5 rev. a2: 14.03.1995 serial programming bus control bits: p0 ... p4: o.c. output ports (1 = high impedance) lpa, lpb: selection of p2 output or locksignal lpa lpb function of pin 10 0 0 o.c. output p2 0 1 locksignal of synthesizer 2 1 0 locksignal of synthesizer 1 1 1 wiredor locksignal of both synthesizer h1p, h2p: selection of p1/4 output or hardware power down input of synthesizer 1/2 (0 = port / 1 = hpd) 5ip: selection of p0 output or high current switching input for the charge pump current of synthesizer 1 (0 = port / 1 = charge pump 1 current switch input) ps1, ps2: phase selection of synthesizer 1 and synthesizer 2 (1 = normal / 0 = invers) ps-pll1/2 = 1 ps-pll1/2 = 0 cp1/2 cp1/2 f r > f p i sink i source f r < f p i source i sink f r = f p 0 0 rf/2: divide by 2 prescaler for reference divider (0 = off / 1 = on) spd1, spd2: software power down bit of synthesizer 1/2 (0 = powerdown / 1 = powerup) 5i: software switch for the charge pump current of synthesizer 1 (0 = low current / 1 = high current) tri1, tri2: enables tristate for the charge pump of synthesizer 1/2 (0 = normal / 1 = tristate) test: enables counter testmode (0 = disabled / 1 = enabled) test lpa lpb ps1 ps2 testsignal at pin 10 1 1 0 1 x rft1 1 1 0 0 x pgt1 1 0 1 x 1 rft2 1 0 1 x 0 pgt2 preset condition at hard power up (supply voltage switched on): p0 ... p4 = 1 high impedane lpa, lpb = 1 common lock signal h1p, h2p = 1 hardware power down enable 5ip = 1 current switching input synthesizer 1 enabled ps1, ps2 = 1 normal value for passive loop filter rf/2 = 0 divide by 2 prescaler for reference divider off spd1, spd2 = 0 software power down active 5i = 1 synthesizer 1 high current charge pump active tri1, tri2 = 0 tristate off test = 0 testmode off the device is in power up condition when spd-pll1/2 = 1 and if h1p/h2p = 1 the hardware power down pins 9/14 are in high state. high current of charge pump synthesizer 1 is active when 5i = 1 and if 5ip = 1 the charge pump current control input pin 1 is in high state.
telefunken semiconductors U2783B-FS preliminary information 6 rev. a2: 14.03.1995 application circuit 5i / p0 p3 rf2 hpd1 / port1 hpd2 / port4 rf1 crystal osc. clock data enable lock / port2 / test r1 c1 c2 r1 c1 c2 12 12 47u 10n r 47u 10n 12 12 47u 10n 18 10n 18 10n 10n 10n 18 18 18 51 10n 47u 10n 51 18 10n 10n 51 vco1 vco2 input 94 9621 v vco s v scp v s
telefunken semiconductors U2783B-FS preliminary information 7 rev. a2: 14.03.1995 timing diagram serial bus data clock enable msb lsb 94 8919 dimensions in mm sso-20 we reserve the right to make changes to improve technical design without further notice . parameters can vary in different applications. all operating parameters must be validated for each customer application by the customer. should the buyer use temic products for any unintended or unauthorized application, the buyer shall indemnify temic against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use. temic telefunken microelectronic gmbh, p.o.b. 3535, d-74025 heilbronn, germany telephone: 49 ( 0 ) 7131 67 2831, fax number: 49 ( 0 ) 7131 67 2423


▲Up To Search▲   

 
Price & Availability of U2783B-FS

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X